



CEIUPM

Centro de
Electrónica
Industrial

Centro de Electrónica Industrial

cei@upm.es



Power Electronics Modeling Activities

UNIVERSIDAD POLITÉCNICA DE MADRID



POLITÉCNICA

Sasp






PTModel


Model Parameters

General Area [mm ²] <input type="text" value="34.36"/> Total Height [mm] <input type="text" value="3.7"/>		Simple Model Rm [ohm] <input type="text" value="1.849"/> Lm [mH] <input type="text" value="0.634"/> Cm [pF] <input type="text" value="83.345"/> Co1 [pF] <input type="text" value="177.527"/> Co2 [pF] <input type="text" value="2130.32"/> Co2 [Sec] [pF] <input type="text" value="1198.305"/> N:1 <input type="text" value="1.333"/>		Load Results Rload [ohm] <input type="text" value="0"/> Fres [kHz] <input type="text" value="0"/> Keff <input type="text" value="0"/>	
Primary Bulk Zone Height [mm] <input type="text" value="0"/> Number of Layers <input type="text" value="1"/> Layer Height [mm] <input type="text" value="1.2"/>		Operating Point Frequency [kHz] <input type="text" value="0"/> Maximum Yr [mS] <input type="text" value="0"/> Gain <input type="text" value="0"/> Vrms max (low line) [V] <input type="text" value="0"/> Output Power [W] <input type="text" value="0"/> Efficiency [%] <input type="text" value="97.753"/>		Other Maximum Output Power [W] <input type="text" value="70.941"/> Fres (short circuit) [kHz] <input type="text" value="464.33"/> Keff (short circuit) <input type="text" value="0.655"/> Req [ohm] <input type="text" value="90.505"/>	
Secondary Bulk Zone Height [mm] <input type="text" value="0.9"/> Number of Layers <input type="text" value="3"/> Layer Height [mm] <input type="text" value="0.3"/> <input type="checkbox"/> Equalize Areas		Efficiency Rload [ohm] <input type="text" value="0"/> Efficiency [%] <input type="text" value="0"/>			
Isolator Isolator Thickness [mm] <input type="text" value="0.7"/>		<input type="button" value="OK"/>			


Powercad





PowerSim



Tramst





Demomag




Scope

Automobile



Data Servers







Aerospace




Aeronautics










Virtual Prototyping Whole process







System level



Distributed power system















Validation

Power Consumptions I



Validation


Power Consumptions II




Validation Transients

Inrush current

Vg = 32V Voltage drop at bus 1.5V




Vg = 20V Voltage drop at bus 0.4V



Validation


Start-up


Vg = 20V Voltage drop at bus 0.4V



Large signal instability
(during start-up)


Vg = 20V Voltage drop at bus 1.5V





Modeling Power Electronics for Space


Solid State Power Controllers (SSPCs)







Modeling and simulation of solar powered distributed power architectures


FEATURED PRODUCT

Power control and distribution unit for GOCE satellite



LISA Pathfinder



2011

Fuel Cell powered Power Electronics



Comunidad de Madrid



INNOVA "Power distribution and management of High Voltage loads"

CENIT DEIMOS "Development and Innovation on Polymer Membrane and Solid Oxid Fuel Cells"



- More Electric Aircraft Architectures modeling and simulation
- High Voltage Distribution Network (270V_{dc})
- Intelligent load management
- Auxiliary Power Units based on Fuel Cells



2011



29



BATTERY MODELING



2011




30




BATTERY MODEL

- INTERNAL PARAMETERS
- INPUTS
 - INSTANT CURRENT
 - INSTANT TEMPERATURE
 - NUMBER OF CELLS
- OUTPUTS
 - STATE OF CHARGE
 - CELL VOLTAGE
 - BATTERY VOLTAGE
 - INSTANT AND GLOBAL DISCHARGE TIME



Simplorer Development

BLOCKS




Validation

■ LI-IÓN

BATTERY HP 1100mAh 3.7v

Current discharge 0.27C



CEIUPM

Centro de
Electrónica
Industrial

Circuit Breakers



cei@upm.es

UNIVERSIDAD POLITÉCNICA DE MADRID



Motivation

- Every electric circuit requires protection against shortcircuits and overloads.
- The rest of components need to be protected and isolated from the source of failure.
- There are many kinds of switches available:

Fuses



Circuit Breakers





SSPCs



Model scope

- Many types of switches - difficult development of a general model if trying to reproduce its physical components.

Air Circuit Breaker





Bimetallic strip

X-ray Thermal Circuit Breaker



Magnetic Circuit Breaker





CEIUPM

Centro de
Electrónica
Industrial

cei@upm.es

Power Distribution Architectures Design Tool

Leonardo Laguna Ruiz

UNIVERSIDAD POLITÉCNICA DE MADRID




POLITÉCNICA

Introduction


Examples of power systems:

- Mobile devices
- Computers
- Airplanes
- Automobiles



Critical design factors:

- Time to market
- Size
- Energy efficiency
- Cost



Introduction

- Main problems when designing a power system:

- Many possible solutions
- Prototyping is unfeasible


✓ Solution: **Simulation**

- Problems with simulation

- Still many possible solutions
- Complex models are time consuming

Our approach:
Analyze a **LARGE** number of solutions with a
little less accuracy

After that:
Analyze the **BETTER** solutions with more
detail



Option 1) or 2) ???

Which converters
in each case ???


Design tool description

- Characteristics of the design tool:

- Analyze a wide range of possibilities (architectures & components)
- Establish a trade-off among **Efficiency**, **Cost** and **Area**

- Other valuable characteristics

- Follows a Top-Down design methodology
- Can interact with other tools
- Provides a generic optimization framework




Optimization (search) of best solutions

- How to find the best 8 among 44,113,248 solutions?

- Evolutionary algorithms
 - Harmony search
 - Genetic algorithms
 - Tabu search

Using Harmony Search less than 0.05% of solution space is explored to find the optimal solution

Searching the best solutions with Harmony Search



CEIUPM

Centro de
Electrónica
Industrial

Modeling a Power Delivery Network (PDN)


cei@upm.es

Introduction

The power supply cannot be connected directly to the Vdd and Gnd terminals of the IC. It is necessary to use wires, these wires create both a DC drop and time-varying fluctuation of the voltage. The voltage fluctuation can cause the following problems:

- Reduction in voltage across the power supply terminals of the IC that slows down the transistor or prevents the transistor from switching states.
- Increase in voltage across the power supply terminals of the IC, which creates reliability problems.
- Timing margin errors caused by degraded waveforms at the output of the drivers.


PDN elements and the range of operations frequencies



Nabil, S.M.; El-Rouby, A.B.; Hussin, A.; "A complete solution for the power delivery system (PDS) design for high-speed digital systems"; Design & Technology of Integrated Systems in Nanoscale Era, 2009. DTIS '09. 4th International Conference on; 2009, Page(s): 179 - 183

VRM


- Provides the power to the chip.
- The main influence is in low frequency (below of megahertz range).



L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, "Power distribution system design methodology and capacitor selection for modern CMOS technology," *IEEE Transactions on Advanced Packaging*, vol. 22, no. 3, pp. 284-291, Aug. 1999.

Decoupling capacitors


- The capacitors are surface mount devices (SMDs) attached to pads on the PCB or package. When SMD capacitors supply charge (or current), the current leaves the voltage plane, travels through the voltage via, flows through the capacitor, and returns through the ground via and then to the ground plane. These contribute to increase the ESL.



L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, "Power distribution system design methodology and capacitor selection for modern CMOS technology," *IEEE Transactions on Advanced Packaging*, vol. 22, no. 3, pp. 284-291, Aug. 1999

Modeling the planes


- Planes play a very important role at high frequencies by acting as high-frequency capacitors, serving as conduit for the transportation of current, and supporting the return currents of the signal lines referenced to it. Planes are large metal structures separated by a thin dielectric and are invariably used in all high-frequency packages and boards for power delivery and shielding.



Madhavan Swaminathan; A. Ege Engin, *Power Integrity Modeling and Design for Semiconductors and Systems*, Prentice Hall, 2007.


Vias and chip characteristics

- Each new technology generation results in a rapid increase in circuit densities and interconnect resistance, faster device switching speeds, and lower operating voltages. These trends lead to microprocessor designs with increased current densities and transition rates and reduced noise margins. The large currents and interconnect resistance cause large, resistive IR voltage drops, while the fast transition rates cause large inductive Ldi/dt voltage drops in on-chip power distribution networks.




M. Swaminathan, J. Kim, I. Novak, and J. P. Libous, "Power distribution networks for system on package: status and challenges," *IEEE Transactions on Advanced Packaging*, vol. 27, no. 2, pp. 286-300, May 2004

PCB simulated in Q3D Extractor




Model in Simplorer

- The parameters extracted from the PCB are simulated using a signal in a trace and showing the effects of this parameters in one point of the trace and in an adjacent trace.




Results @ 100 MHz

- The signal has a small delay and a voltage drop.
- The adjacent trace has a reflected signal.




Results @ 1GHz

- The signal is affected by the PCBs parameters.
- The adjacent trace continues having a reflected signal.




PCB Buck converter simulated in Q3D Extractor



Simplorer simulation

- The PCB of the typical VRM (Buck converter) is simulated with Q3D Extractor and the parameters are simulated in Simplorer.



Results

- The graph shows the output voltage of the VRM before and after the PCB parameters.
- It can be noticed that the voltage after the PCB parameters the voltage is lower.

